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Abstract 
This paper presents a new low voltageflow power filter 
design based on Floating-Gate MOS (FGMOS) transistors. 
FGMOS transistors are used as primitives to design linear and 
non-linear (& ) circuits. This technique enables a voltage 
reduction in strong inversion mode, and gives a new vision of 
the translinear principle, suitable for low voltage applications. 
Experimental results for a 0.8ym Low-Pass and Band-Pass 
filter prototype are reported. 
1. Introduction 
Low Power (LP) and Low Voltage (LV) circuits are 
nowadays widely demanded by the market of portable 
applications. Filters are building blocks appearing on 
demanded LP/LV products. The general interest existing now 
on LV/LP filters is leading this field towards large-signal 
processing to increase linearity and dynamic range [ 1-71. This 
paper presents a LV/LP filter design technique that uses state- 
space description and FGMOS [SI circuits. This technique has 
a promising future in the LV analog design because of the 
possibility of compressing input signal levels and 
implementing a weighted sum of voltages in a simple form [9- 
I I]. We will describe the design and test of a second-order 
filter for audio frequency applications working at 1.25V. The 
paper is organized as follows: Section 2 illustrates the 
modifications over the state-space equations, which lead to the 
filter implementation. The modified TransLinear (TL) 
principle when FGMOS transistors are used and the equations 
realization are introduced in Section 3. The developed theory 
will be applied to second-order filters in Section 4, reporting 
experimental results. 
2. The State-Space Filter Equations 
The time-dependent equations of any linear filter can be 
reduced to a set of first-order differential equations of the type, 
s + as = q s i  (1) 
where x is a state variable, s, is the external excitation which 
can be an independent signal, other state-variable or any 
combination of both, and parameters a and q are related with 
the filter specifications. For fully-differential operation, all 
signals (vd) must be considered as the difference of a positive. 
xp and a negative, xi* signal defined as: xp = .xC,,,+vJ2 and x,, = 
x,,~-v&, respectively. The s,, value is the common-mode 
level. Hence eq. (1) can be written as, 
( 2 )  (.tP-.tlf)+a(.Y --s ) = q(s. - S i r , )  P I f  ‘I’ 
For voltage signals. we introduce the variable change. 
(3) 
where I,, Ip, I,, are currents and K is a constant. By multiplying 
both sides in eq. ( 2 )  by C (physically an integrating capacitor), 
and using eq. (3), the LHS in eq. ( 2 )  can be identify as the 
current I through capacitor C.  
I = C(  VI, - VI , )  (4) 
This equation is symbolized in Fig. 1 with ideal elements. 
Fig. 1 : Ideal circuit schematic implementing the first-order 
state-space equations (3-4). 
3. FGMOS Implementation 
Here we describe the required circuits to implement the 
elements in Fig. 1 using FGMOS transistors [SI. A FGMOS 
transistor is a MOS transistor with isolated gate capacitively 
coupled to the inputs in a way that it is possible to have a 
weighted sum of these inputs at the floating gate (Fig. 2). In 
strong inversion, the drain-to-source current in saturation is, 
I D  = P I ! ( ,  wivi + H ’ B V B  - “‘Sv, - w T v f / * ) ’  ( 5 )  
I = 1. ..., I1 
where pi, is the transconductance. Vtl, is the threshold voltage, 
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and the Vi are the input-voltage for the FGMOS transistor. The 
weights in eq. (5) are defined as: wi=Ci/CT,  wB=CF/CT, 
ws=[l-  (CFdCT)- 2/3(c,,/cT)], wT=[I- 2/3(C,JCT)], being 
CT the total capacitance seen from the floating gate. 
In weak inversion operation, the drain-to-source current in 
saturation region can be written as, 
where I ,  is a current which depends on both technological and 
design parameters, U, is the thermal voltage, n is the slope 
factor, and the weights are defined in the same way as in eq. 
(5). Equation (6) allows the use of FGMOS transistors in 
TransLinear circuits. 
Fig.2: FGMOS: (a) Capacitors model. (b) Equivalent circuit. 
(c) Schematic. 
A: Circuit for variable change. 
Let's consider the circuit in Fig. 3a with three equal 
FGMOS transistors in saturation strong inversion region. The 
drain-to-source currents of transistors M I  and M2 are, 
lP. = P ( w D D v D D  + w v P ,  ,I - (7 )  
where subscripts p and n apply to MI and M2 respectively. 
Taking the difference between Z p  and I,, gives, 
representing the variable change performed over the state- 
space equation as defined in eq. ( 3 ) .  I ,  is defined as the 
common-mode current derived from Vp and VI,. It senses the 
common-mode voltage, V,,,,, of both voltage signals. Circuit in 
Fig. 3a generates, from Vp and VI, voltages, three currents Ip,  I,, 
and I ,  involved in the variable change in eq. (3). As eq. (8) 
represents a non-linear relationship between voltages and 
Fig.3: (a) FGMOS circuit for variable-change. (b) Symbol. 
currents, we will refer to this circuit as a transconductor or 
NG-circuit. Its symbol is shown in Fig. 3b. Each NG-circuit 
has a large-signal differential input-voltage to differential 
output-current transconductance given by, G = 2 w m c ,  
where I ,  is the common-mode current. As it is demanded by 
eq. (S), the circuit required is an y/JY -type operator, and can 
be derived using the translinear principle. 
B: FGMOS Translinear Principle. 
Let's consider two FGMOS transistors MO and M1 with 
grounded source and a common input Voi at MO and Vlj  at MI 
(Fig. 4). The Kirchoff s voltage law in this trivial loop is: 
(9) 
Expressing voltages in the TL loop as functions of the currents 
flowing through the transistors gives: 
- vo; + V I j  = 0 
Substituting them into equation (9) and solving, it results 
This is a non-linear relationship between currents which is the 
objective of the TL principle. The advantage of designing TL 
loops with FGMOS devices is that it is possible to implement 
the exponents in (1 1) through capacitance ratios. This fact 
makes this transistor very useful for LV purposes. 
Fig.4: FGMOS Translinear Loop. 
C: The VI./;- circuit. 
The currents added in the integrating capacitor must be 
divided by the squared-root of IC, or common-mode current for 
each pair of differential voltages. This operator can be also 
implemented by means of TL circuits [SI. In eq. (3), each RHS 
term follows the general form, 
1 I d  - . -  
K= A (12) 
with ~=a-' or q-' , K = 2 w f i ,  and I f i tp -I , , .  Multiplying eq. (2) 
by an integrating capacitor, and using eq.(3), gives a 
dimensionally correct equality, 
being Aj a non-dimensional factor and IAj an independent 
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current. An alternative form of eq. (4) is thus obtained, 
(14) 
For the implementation of this equation, two I A j  currents are 
required, for coefficients a and q. The proposed circuit is 
shown in Fig. 5a. Voltage sources are employed at FGMOS 
inputs for shifting the threshold voltage and controlling the 
circuit gain. The corresponding output current for the circuit 
are now given by the equation, 
C ( V p -  V, , )  = -A .f lp I + A i A i -  I d  i 
AjJc AIG 
(15) 
where Aj depends on the constant reference voltage sources 
placed at the input of the transistors. For equal total 
capacitance for any FGMOS transistor, and for all voltages 
sources equal to VDD, (except VAj), the Aj constant is given by, 
Al = e (16) 
where the independent voltages are chosen to ensure weak 
inversion operation and VAj is selected for AJ-tuning. This 
gives us a design relationship between the state-space 
equation coefficients, the selected integrating capacitor, and 
the floating-gate circuits: 
= Ai,&.- In /p  
JL 'or1/op 
( vAj - V D D ) / ~ I ? U ,  
(17) 
Negative I,,,,,, values are implemented with current mirrors. 
Fig.5: (a)v/A. circuit based on FGMOS TL loops.(b) Symbol. 
D: The trnriscorid~~ctor 
The circuit for implementing each term in the state-space 
equation is shown in Fig. 6. It realizes a linear relationship 
between the output current I,,,-I,, and the differential voltage 
V,-V,,, so it fits to a linear transconductor description. Its 
transconductance is given by: 
(18) g,,l = C / t  = ~ w A , ~ K ~  
The value of g, can be adjusted by mean of an external current 
or external voltages through Aj and IAj values. 
Fig.6: The FGMOS transconductor (F-G). 
4. A Second-Order Filter 
The design procedure exposed in section 3 has been used 
to implement a second order filter. The specifications of the 
filter are in the audio frequency range. The power supply is 
below 1.25V, in a 0.8pm CMOS process with threshold 
voltages of V,,=O.SV and Vp=-0.82V. The starting point for 
the design are the equations, 
SI = -Oo l .Y1  - O0-,.Y-, + oojxi (19) 
(20) 
Three parameters have been taken in order to increase filter 
programmability. The o, and Q of the second-order filter are 
given by, 
(21) 
and the maximum gains, 
(22) 
The circuit implementing equations ( 19-20) is shown in Fig. 7, 
where. 
x, = 0 ,Y - 0-. I 
0, = @,-, Q = @,-,~@,, 
H L p ( 0 )  = @oj/mo-,3 HBp(a , )  = @,j/w01 
(24) 
Q = k.2 A i  (25) 
Tuning of o, and Q can be performed through either the 
reference voltages or the independent current sources, the o, 
frequency will be constant if VA2 is not changed, while Q can 
take some values depending on I.,, or V,, values. Outputs of 
this circuit can be currents I, and I ,  through both capacitors or 
the differential voltage across them. 
Filter parameters in eqs. (21-22) can be controlled by 
design equations (23-25). A value of 3.4pF for capacitors has 
been used. For the NG-circuits we have chosen P=30.7pVV2, 
for M l - M 3  FGMOS transistors in Fig. 3 ,  and 50jF and low 
for input capacitors with weight 0.25 and 0.5, respectively. 
Fig. 8 (illustrates the obtained LP  and BP transfer functions. 
Fig. 9 shows the Q and gain programming for both transfer 
functions. The distortion for the LP-function with a cut-off 
frequency of 2KHz can be observed in Fig. 10, for a sinusoidal 
input signal of 200Hz. The maximum value is 41dB for half 
range of the power supply. The IM3 parameter for the BPF is 
below 40dB when both input signals have amplitudes smaller 
21VJ j?  0 =- .  
0 c A?.&- 
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than 0.5V. It has been also measured the performance of the 
filter when the input common-mode change. The CMR 








1 . 2 5 v  
0.23film’ 
IOOH: - 2KH: 
Fig.7: Proposed T-order filter. 
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Fig.9: @tuning. for LP (a) and BP (b) functions. Gain-tun- 
ing. for LP (c) and BP (d) functions for fo= 0.7.5KHz. 
5. Conclusions 
A new LV/LP band passllow pass biquad realization has 
been proposed. The design shows the feasibility of the 
FGMOS devices to scale down the power supply either in 
weak inversion or in strong inversion operation modes. A 
I 
100 0 ,m 0 M o o  
V # d [ n l V l  
Fig. 10: THD versus differential input amplitude. 
< 40dB 
< 40dB 
THD,,,,, (V,,i,<IV@200H:, Q=1. 
IM3 ( Vpp, = < 0.5V0 200H:. 
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